Area-efficient mixed-radix variable-length FFT processor

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Variable-length FFT Processor Architecture

In this paper, we proposed an variable length FFT processor architecture which could be used in multi-mode and multi-standard OFDM communication system. Based on radix-2 single-path delay feedback architecture, FFT is implemented with the aid of LUT and control logic. The expected architecture would complete FFT ranging 2048/1024/512point. Keywords-FFT; Radix-2 FFT; variable length FFT;

متن کامل

Area Efficient 128-point FFT Processor using Mixed Radix 4-2 for OFDM Applications

This paper presents a single-chip 128point FFT processor based on the cached-memory architecture (CMA) with the resource Mixed Radix 4-2 computation element. The 4-2-stage CMA, including a pair of single-port SRAMs, is introduced to increase the execution time of the 2dimensional FFT’s. Using the above techniques, we have designed an FFT processor core which integrates 5,52,000 transistors with...

متن کامل

Variable Length Floating Point FFT Processor Using Radix-22 SophyButterfly Elements

P.Augusta Sophy Butterfly Elements , R.Srinivasan, J.Raja, S.Anand Ganesh # School of Electronics, VIT University, Chennai, India * Department of Electronics & Communication Engineering, SSN College of Engineering, Chennai, India $ Department of Electronics & Communication Engineering, Sai Ram Engineering College, Chennai, India. [email protected] [email protected] rajajanakiraman@...

متن کامل

Area-efficient FFT processor for MIMO-OFDM based SDR systems

In this letter, an area-efficient FFT processor is proposed for MIMO-OFDM based SDR systems. The proposed FFT processor can support variable lengths of 64, 128, 256, 512, 1024, 1536 and 2048. By reducing the required number of non-trivial multipliers with a mixed-radix algorithm, the complexity of the proposed FFT processor is dramatically decreased. The proposed FFT processor was designed in a...

متن کامل

Implementation of Optimized 128-point Pipeline Fft Processor Using Mixed Radix 4-2 for Ofdm Applications

Abstract This paper proposes a 128-point FFT processor for Orthogonal Frequency Division Multiplexing (OFDM) systems to process the real time high speed data based on cached-memory architecture (CMA) with the resource Mixed Radix 4-2 algorithm using MDC style. The design and implementation of FFT processor has been done using the above technique to reduce the size and power. Using the above alg...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEICE Electronics Express

سال: 2017

ISSN: 1349-2543

DOI: 10.1587/elex.14.20170232